ACM5618 17-V, 15-A, High Efficiency, Fully-integrated Synchronous

Boost Converter

1. Features

- Wide input voltage and output voltage range
 - VIN : 2.7-V to 17-V
 - > VOUT : 4.5-V to 17-V
- 8-m Low-side power FET R_{DSON} and 12-m Ω High-side power FET R_{DSON}
- Low quiescent current and shutdown current
- High power capability and efficiency
 - > 15-A maximum peak current limit
 - 91% efficiency at VIN = 3.6-V,
 - VOUT = 12-V and IOUT = 2-A
 - 96% efficiency at VIN = 7.2-V,
 - VOUT = 16-V and IOUT = 3-A
- PFM mode in light load condition
- Programmable soft-start
- Programmable switching frequency between 300-kHz to 1.2-MHz
- Full protection
 - Programmable current limit threshold
 - Cycle by cycle current limit
 - Overvoltage protection at 17.2-V
 - Thermal shutdown
- 3.5-mm × 3.0-mm Flip-chip QFN package

2. Applications

- Bluetooth Speaker
- E-cigarette
- Quick charge power bank

3. General Description

ACM5618 is a fully integrated, high efficiency boost converter. The low power FET ON-resistance, $8-m\Omega$ for low side and 12m Ω for high side provides high efficiency and good thermal performance. ACM5618 has a wide input voltage range of 2.7-V t o 17-V and a wide output voltage range of 4.5-V to 17-V, which makes it very suitable for single or two-series Li⁺ battery applications.

ACM5618 employs adaptive constant off-time peak current control mode to regulate the output voltage and ensure fast transient response. ACM5618 operates in the pulse width modulation (PWM) mode in moderate and heavy load condition. As the load current decreasing, it smoothly switches to pulse frequency modulation (PFM) mode to keep high efficiency operation. ACM5618 provides accurate regulation over wide load and V_{IN} range and keeps low output ripple.

ACM5618 provides 17.2-V output overvoltage protection, cycle-by-cycle current limit protection and thermal shutdown protection.

ACM5618 is available in a 3.5-mm × 3.0-mm QFN package.

Device Information

Part number	Package	Body size (NOM)
ACM5618	QFN-FC-13	3.5 mm × 3.0 mm



4. Pin Configuration and Function Descriptions



(Top View)

Pin No.	Name	I/О Туре	Description
1	SS	0	Soft-start programming pin. An external capacitor sets the ramp
			rate of the reference voltage of the internal error amplifier during
			soft start.
2	AGND	-	Analog signal ground of the IC. Connect the AGND to PGND via a
			single point on the printed circuit board.
3	ILIM	1	Programming the switching peak current limit by a resistor between
			this pin and AGND.
4	СОМР	0	Output of the internal error amplifier. The loop compensation
			network should be connected between this pin and AGND.
5	FB	1	Output voltage feedback, a resistor divider connecting to this pin
			sets the output voltage.
6	PGND	-	Power ground.
7	SW	PWR	The switching node pin of the converter. It is connected to the drain
			of the internal low-side power FET and the source of the internal
			high-side power FET.
8	VOUT	PWR	Boost converter output
9	FSW	1	The switching frequency is programmed by a resistor between this
			pin and the AGND. This pin can be left floating and the switching
			frequency will be set as default value.
10	VCC	0	Output of the internal regulator. A ceramic capacitor of more than
			$1\text{-}\mu\text{F}$ is required between this pin and ground.
11	EN	1	Enable logic input. Logic high level enables the device and low level
			shut down the device.
12	VIN	1	IC power supply input.
13	BST	0	Power supply for high-side FET gate driver. A capacitor must be
			connected between this pin and the SW pin.

5. Specifications

5.1 Absolute Maximum Ratings

		MIN	MAX	UNIT
Voltage	BST	-0.3	SW + 6	V
Voltage	VIN, VOUT, SW	-0.3	20	V
Voltage	ILIM, FB	-0.3	3.6	V
Voltage	Other pins	-0.3	6	V
TA	Ambient operating temperature	-40	85	°C
T _{stg}	Storage temperature	-40	125	°C

(1) Stressed beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicted under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

5.2 ESD Ratings

			VALUE	UNIT
	Electronic d'adapter	Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001	<u>+</u> 2000	V
V(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101	<u>+</u> 500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage range	2.7		17	v
VOUT	Output voltage range	4.5		17	v
L	Inductance (effective value)	0.47	2.2	10	μH
CIN	Total input capacitance (effective value)	10			μF
Cout	Total output capacitance (effective value)	10	47	1000	μF
TJ	Junction Operating Temperature	-40		150	°C
T _A	Ambient Operating Temperature	-40		85	°C

5.4 Thermal Information

		ACM5618			
	THERMAL METRIC	JEDEC STANDARD	EVM	UNIT	
		4-LAYER PCB	4-LAYER PCB		
θ_{JA}	Junction-to-ambient thermal resistance	60.2	<mark>твс</mark>	°C/W	
θιτ	Junction-to-case (top) thermal resistance	28.6	N/A	°C/W	
ψл	Junction-to-top characterization parameter	14.5	N/A	°C/W	

5.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Dowor Cu						
Power Su			27		17	V
	Vw. Undervoltage lockout (UVLO)	V. Falling	2.7	2.4	1/	V
VIN_UVLO	threshold	VINIAIIIIg	2.2	2.4		V
	V _{IN} LIVLO hysteresis			0.2		V
	Vcc UVIO threshold	Vcc Falling		2.1		V
	Quiescent current into V _{IN} pin	IC enabled. $V_{EN} = 2V$. no	1		10	μA
·0		switching, V _{OUT} >1.05 V _{IN}				p
Ιο ουτ	Quiescent current into Vout pin	IC enabled, V _{EN} = 2V, no	1		200	μA
-		switching, Vout>1.05 VIN				
I _{SD}	Shutdown current	IC enabled, $V_{EN} = 0V$, no load,		1	3	μΑ
		no feedback resistors. Measure				
		the current into V _{IN} pin.				
V _{cc}	Internal regulator output voltage	I _{VCC} = 5mA, V _{IN} = 8V		5		V
EN INPUT						
V_{ENH}	EN high threshold voltage	V _{CC} = 5V			1.2	V
VENL	EN low threshold voltage	V _{CC} = 5V	0.4			V
Ren	EN internal pull-down resistance	V _{CC} = 5V		800		kΩ
OUTPUT	1	1				
V _{OUT}	Output voltage range		4.5		17	V
ILKG_FB	FB pin leakage current	V _{FB} = 1V			100	nA
Iss	Soft-start charging current			5		μA
Power MC	SFET	1				
R _{DS(ON)}	Low-side MOSFET ON-resistance	V _{CC} = 5V		8		
	(including lead frame					
	metallization)					mQ
	High-side MOSFET ON-resistance	V _{cc} = 5V		12		
	(including lead frame					
	metallization)					
			0.005		1.015	
VREF	Internal reference voltage on FB		0.985	1	1.015	- V
		Operating in PFM		1.01		
SOURCE	Comp pin maximum sourcing	$V_{FB} = V_{REF} - 200 \text{mV}, V_{COMP} = 1.5 \text{V}$		20		μΑ
	Comp pin maximum cinking	$V_{\rm ex} = V_{\rm ext} + 200 \mathrm{mV}$		20		
ISINK		1 5V		20		μΑ
Vcompu	COMP clamp voltage high	$V_{cp} = V_{prc} - 200 \text{mV}$		2		V
VCOMPI	COMP clamp voltage low	$V_{FB} = V_{REE} + 200 \text{mV}$		1		V
Gra	Error amplifier trans-conductance			175		
GDS	Power stage trans-conductance			13.5		
Gr3				10.0		
SWITCHIN	G TIMING		1		1	
Fsw	Switching frequency	REPEO = 100 kO		550		kHz
т		P = 100 k0		70		
ON_MIN	Low side Power FET minimum ON	$R_{FREQ} = 100 \text{ K}\Omega$		/0		ns
DROTECTI		<u> </u>	1	1		
	Peak current limit on nowor FET	Bung = 110 kO	13 5	15		Δ
			15.5	17 5		A V
V OVP_THES	threshold	1 001 113111R		17.5		V
	1	1	1	1	1	1

Free-are room temperature 25°C, test conditions is V_{IN} = 3.7V, V_{OUT} = 12V, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
V _{OVP_Hys}	S V _{OUT} over-voltage protection auto- recovery hysteresis			0.3		V
Free-are room temperature 25°C, test conditions is V_{IN} = 3.7V, V_{OUT} = 12V, unless otherwise noted.						
PARAMETER		PARAMETER TEST CONDITIONS MIN		ТҮР	MAX	UNIT
THERMAL S	HUTDOWN					
Totsd	Over-temperature shutdown threshold	T _J rising		150		°C
T _{OTSD_HYS}	Over-temperature shutdown auto-recovery hysteresis	T _J falling below T _{OTSD}		20		°C

5.6 Typical Characteristics

Free-air room temperature 25°C (unless otherwise noted.)

6. Detailed Description

6.1 Overview

The ACM5618 is a fully-integrated synchronous boost converter with an 8-m Ω power switch and a 12-m Ω rectifier switch to deliver high power from a single-cell or two-cell Lithium batteries. The input voltage range is 2.7-V to 17-V and the output range is 4.5-V to 17-V.

The ACM5618 employs adaptive constant off-time peak current control mode to regulate the output voltage. In moderate-toheavy load condition, the ACM5618 works in the quasi-constant frequency pulse width modulation (PWM) mode. The switching frequency in PWM mode is adjustable ranging from 200-kHz to 2.2-MHz by an external resistor. In light load condition, the ACM5618 works in pulse frequency modulation (PFM) mode, which skips the unnecessary pulses and keeps high efficiency. The ACM5618 implements cycle-by-cycle current limit to protect the device from overload conditions during boost switching. The switch peak current limit is programmable by an external resistor. The ACM5618 uses external loop compensation, which provides flexibility to use different inductors and output capacitors. The adaptive off-time peak current control scheme gives excellent line/load transient response with minimal output capacitance.

6.2 Functional Block Diagram



Figure 6-1. Functional Block Diagram

6.3 Detail Feature Description

6.3.1 Enable and Start-up

The ACM5618 has an EN pin to enable or disable the device. Pulling the EN pin to logic high, the device is enabled and the startup sequence is initialized. Pulling the EN pin to logic low, the device is disabled. The switching is stopped and the output starts to decay.

During the start-up, the ACM5618 supports adjustable soft-start function to avoid in-rush current. The device sources a constant current of $5-\mu A$ typically out of the SS pin, charging the external capacitor C_{ss} and building a ramping up voltage. This voltage is fed into the positive input of the internal error amplifier until it goes higher than the internal reference voltage, which is 1.204-V typically. The capacitance connected to the SS pin determines how fast the VOUT ramps up. Equation 6-1 gives the calculation of the soft-start time,

$$t_{ss} = \frac{V_{REF} \times C_{SS}}{I_{SS}}$$
 (Eq.6-1)

where,

- t_{ss} is the soft-start time
- VREF is the internal reference voltage, which is 1.204-V typically
- C_{ss} is the external capacitance connected to SS pin
- Iss is the soft-start charging current, which is 5-uA typically

A 47-nF capacitor could cover most application circumstances. As the SS voltage ramps up during the soft-start phase, once it exceeds the internal reference voltage, the positive input of the internal error amplifier is taken over by the internal reference voltage, indicating the soft-start phase is completed. When the EN pin is pulled low, the C_{ss} is discharged to GND.

6.3.2 Undervoltage Lockout

The UVLO feature protects the device from the possible malfunction when operating at low input voltage, which could result from an excessively discharged battery or a brownout event. The ACM5618 monitors both the VIN and VCC for the UVLO. When the VIN falling below the UVLO threshold V_{IN_UVLO} , which is typically 2.4-V, the ACM5618 stops switching. The ACM5618 will not recover to operating until VCC and VIN get higher than (V_{IN_UVLO} +200mV). When the VCC falling below the UVLO threshold V_{CC_UVLO} , which is typically 2.1-V, the ACM5618 stops switching.

6.3.3 Adjustable Switching Frequency

The ACM5618 provide four options of switching frequency. Low switching frequency provides higher efficiency but may not have good transient performance. It should also be noted that higher switching frequency results in lower inductor current ripple, which may be the bottle-neck in some high VOUT/VIN ratio applications. ACM5618 employs an external resistor R_{FSW} connected between FSW pin and GND to set the switching frequency. If the FSW pin is left floating, the switching frequency will be set to 550-kHz as default. Table 6-1 shows the detail configurations.

R _{FSW}	Switching Frequency
51 kΩ	300 kHz
100 kΩ	550 kHz
200 kΩ	800 kHz
390 kΩ	1 MHz

Table 6-1. Switching Frequency Options

6.3.4 Adjustable Peak Current Limit

To avoid excessive peak current on power switch, an internal cycle-by-cycle current limit is implemented on ACM5618. In battery powered systems, the adjustable peak current limit could also be used to limit the battery discharge current to avoid brownout events. The low-side switch will be turned off immediately once the current arrives the current limit. The peak switch current limit can be programmed by an external resistor connected between ILIM pin and GND. Use Equation 6-2 to calculate the resistor value for a selected current limit,

$$I_{LIM} = \frac{1650000}{R_{ILIM}}$$
 (E.q. 6-2)

where,

- R_{ILIM} is the resistance connected between ILIM pin and GND
- ILIM is the switch peak current limit

6.3.5 Overvoltage Protection

The ACM5618 stops switching immediately when the VOUT exceeds the output overvoltage protection threshold V_{OVP_THES} , which is 17.2-V typically. The normal operation will not recover until the VOUT drops a hysteresis value lower than the V_{OVP_THES} , which is typically 500-mV. The over voltage protection is non-latched and the device could automatically recover after the fault condition removed.

6.3.6 Over Temperature Protection

An over-temperature protection is implemented to prevent damages due to excessive heat and power dissipation. Typically, the thermal shutdown is triggered when the junction temperature exceeds 150°C. The normal operation will not recover until the junction temperature falls below 130°C typically. The over temperature protection is non-latched and the device could automatically recover after the fault condition removed.

6.4 Device Function Modes

6.4.1 Operation

6.4.1.1 PWM Mode

The synchronous boost converter ACM5618 employs adaptive-off time control scheme. It operates at a quasi-constant frequency pulse width modulation in moderate-to-heavy load condition. The ACM5618 integrates a dedicate circuit to predict the low-side off-time based on the VIN and VOUT voltage. At the beginning of each period, the low-side switch is turned on. The inductor current starts to ramp up. The low-side current is sensed and compared to the output of the error amplifier. Once the comparator output toggled, the low-side switch is turned off and the inductor current starts to ramp down. After a dead-time duration, the high-side switch is turned on, taking over the inductor current from its body diode. The high-side switch keeps ON status until the time-out event from the off-time prediction circuit. Then the low-side switch turns on after a dead time duration and a new period starts.

6.4.1.2 PFM Mode

At light load conditions, the ACM5618 automatically enters the pulse frequency modulation (PFM) mode. As the loading current goes down, the current flowing through the high-side switch decreases to zero during the off time. The high side switch is turned

off at zero-crossing point. The status is kept until next period starts and the low side switch turned on. If the loading current continuously decrease and reaches a threshold of 1/12 I_{LIM}, the output of the error amplifier is clamped at this value. If the loading current is still lower than the average current ACM5618 delivers, the output voltage increases above the nominal setting output voltage. The ACM5618 extends the off-time to decrease the energy delivered to the output and regulate the output voltage to 0.8% higher than the nominal setting.

7 Application and Implementation

7.1 Application Information

The ACM5618 is capable to support up to 17-V output voltage and up to 15-A switch current, delivering more than 50-W output power. It is quite suitable for applications powered by single-cell and 2-s cell Li* battery. The ACM5618 operates at a quasi-constant frequency pulse-width modulation (PWM) in moderate-to-heavy load condition. In light load condition, the ACM5618 operates in PFM mode, keeping high efficiency in entire loading range. The ACM5618 employs the adaptive constant off-time peak current control scheme, which provides excellent transient line and load response with minimal output capacitance. The ACM5618 works well with various inductor and output capacitor combinations by external loop compensation. It also supports four switching frequency options and programmable current limit.

7.2 Typical Application



Figure 7-1 ACM5618 3.7V to 12V/3.5A Application circuit

7.2.1 Design Requirements

Design Parameters	Recommended Values
Input voltage range	3.4~4.2V
Output voltage	12V
Output voltage ripple (V_{pp})	100mV
Switching Frequency	550kHz

Table 7-1. Design Parameters

7.2.2 Detailed Design Procedure

7.2.2.1 Switching Frequency Setting

The ACM5618 supports 4 switching frequency options. The switching frequency is set by the resistance connected between FSW pin and GND. In this example, a 100-k Ω resistor is connected to set the 550-kHz F_{sw} to take a balance among efficiency, thermal and line/load transient performance.

7.2.2.2 Peak Current Limit Setting

7.2.2.3 Output Voltage Setting

For ACM5618, the output voltage is set by an external resistor divider (R1, R2 in Figure 7-1). Typically, a minimum current of 30- μ A flowing through the feedback divider gives good accuracy and noise rejection, thus a standard 33-k Ω resistor is selected for the bottom resistor in the divider. Equation 7-1 gives the output voltage setting calculation,

$$R_1 = \frac{(V_{OUT} - V_{REF}) \times R_2}{V_{REF}}$$
(Eq. 7-1)

7.2.2.4 Inductor Selection

As the inductor has significant impact on the steady state operation of the power supply, transient performance, loop stability

and efficiency, the inductor is the most important component in switching power regulator design. Four main specifications for the inductor selection are the inductance, the DC resistance, the saturation current and the rated DC current.

The ACM5618 is designed to work with $0.47-\mu$ H[~]10- μ H inductance. A $0.47-\mu$ H inductor is typically available in a smaller or lowerprofile package with higher saturation current and rated DC current capability, while a 10- μ H inductor produces lower inductor current ripple. If the output current is limited by the peak current limit of the IC, using a 10- μ H inductor can maximize the output current capability of the boost converter.

Usually, the inductance can have ±20% or even ±30% tolerance with no current bias. When the inductor current approaches saturation level, the inductance can decrease 20% to 30% from nominal value, depending on how the inductor vendor defines saturation current. When selecting an inductor, make sure the saturation current is higher than its peak current during the operation and the rated DC current is higher than the RMS value of the inductor current in normal operation.

Follow Equation 7-3 and Equation 7-4 to calculate the peak current of the inductor. To calculate the current in the worst case, use the minimum input voltage, maximum output voltage, and maximum load current of the application. To leave enough design margin, it is recommended to use the minimum switching frequency, the inductor value with 30% tolerance, and a low-power conversion efficiency for the calculation.

In a boost regulator, calculate the inductor DC current as in Equation 7-2.

$$I_{DC} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta}$$
(E.q. 7-2)

where,

- V_{OUT} is the output voltage
- IOUT is the output current
- V_{IN} is the input voltage
- η is the efficiency of the boost circuit

Inductor current ripple is given by Equation 7-3,

$$I_{PP} = \frac{1}{L \times (\frac{1}{V_{OUT} - V_{IN}} + \frac{1}{V_{IN}}) \times F_{SW}}$$
(E.q. 7-3)

where,

- IPP is the peak-to-peak current ripple on the inductor
- L is the inductor value
- Fsw is the switching frequency
- V_{OUT} is the output voltage
- V_{IN} is the input voltage

Furthermore, the peak current, I_{L_PEAK} is given by,

$$I_{L_{peak}} = I_{DC} + \frac{I_{PP}}{2}$$
 (E.q. 7-4)

The current limit of the ACM5618 should be set higher than the peak current I_{L_peak} . The saturation current of the inductor should be higher than the current limit setting.

Boost converter efficiency mainly depends on the resistance of the current path, the switching loss associated with the switching MOSFETs, and the core loss of the inductor. The ACM5618 has optimized the internal switch resistance. However, the overall efficiency is still affected significantly by the DC resistance (DCR) of the inductor and the inductor core loss. The core loss is related to the magnetic material of the core. Different inductors could have quite different core loss performance. Larger inductor current ripple generates higher DCR conduction losses and higher core loss. In most cases, the core loss information is not shown on the inductor datasheet. If needed, consult the inductor vendor for detailed information. Generally, ACME would recommend an inductor with lower DCR. However, there is always tradeoff among the inductance, DCR and its footprint. Table 7-2 lists several recommended inductors for the ACM5618.

Part Number	L (µH)	DCR Max (mΩ)	Saturation Current/	Size	Manufacturer
			Heat Rating Current (A)	(L×W×H mm)	

Table 7-2 Inductor Recommendations

7.2.2.5 Input Capacitor Selection

For battery powered systems, to smooth the battery discharge current, large input capacitance is recommended, for example, a 220- μ F electrolytic capacitor. For other none battery powered systems, usually a 22- μ F capacitance is good enough. As a rule of thumb, a sufficient input capacitance should make the input voltage ripple lower than 100-mV.

The VIN pin is the power supply for the ACM5618, a 0.1- μ F low-ESR ceramic bypass capacitor is recommended and should be placed as close as possible to the VIN pin. The VCC is the output of the internal LDO. Connect a 1- μ F ceramic capacitor between VCC pin and AGND is recommended for normal operation of the internal LDO.

It should also be noted that the effective capacitance of the ceramic capacitors may decrease as the DC voltage across the capacitor increase, which is also known as DC bias effect. Make sure there is enough effective capacitance for all the capacitors mentioned above.

7.2.2.6 Output Capacitor Selection

For the applications where lower output voltage ripple is the priority, ACME recommends low-ESR output capacitors like MLCC. Typically, three 22-µF ceramic output capacitors works well for most applications. Take care when evaluating the derating of a capacitor under DC bias. The bias can significantly reduce effective capacitance of the MLCC. Ceramic capacitors may lose most of their capacitance at rated voltage. Therefore, leave margin on the voltage rating is necessary to ensure adequate effective capacitance.

For the applications where good load transient performance is required, a larger output capacitance is recommended. Electrolytic capacitors and MLCC can be put in parallel to balance the output ripple and stable output during load transient events. However, in some applications where the boost output voltage dynamically changes, for example, the Class-H application with ACME audio amplifiers, large output capacitance may increase the burden of the input current peak, as it takes extra current to charge the output capacitance up and raise the output voltage.

Use the Equation 7-5 to Equation 7-7 to estimate the output capacitance according to the output ripple requirement.

$$V_{ripple_cap} = \frac{(V_{OUT} - V_{IN} MIN) \times I_{OUT}}{V_{OUT} \times F_{SW} \times C_{OUT}}$$
(E.q. 7-5)

$$V_{ripple_res} = I_{L_peak} \times R_{C_ESR}$$
(E.q. 7-6)

$$V_{ripple} = \sqrt{V_{ripple_cap}^2 + V_{ripple_res}^2}$$
(E.q. 7-7)

where,

- V_{ripple_cap} is output voltage ripple caused by charging and discharging of the output capacitor
- V_{ripple_res} is output voltage ripple caused by ESR of the output capacitor
- V_{IN_MIN} is the minimum input voltage of boost converter
- V_{OUT} is the output voltage

- I_{OUT} is the output current
- I_{L_peak} is the peak current of the inductor
- F_{sw} is the converter switching frequency
- R_{C_ESR} is the ESR of the output capacitors

7.2.2.7 Loop Stability

The ACM5618 requires external loop compensation, which usually formed by a serial R-C network connected to COMP pin. The COMP pin is the output of the internal error amplifier. A capacitor can also be added in parallel with the serial R-C to provide extra high frequency rolling. The detail calculation steps for loop compensation design will be discussed in the following section. The small-signal model transfer function of power stage is given by Equation 7-8,

$$G_{PS}(s) = \frac{R_0 \times (1-D)}{2 \times R_{SNS}} \times \frac{(1 - \frac{s}{2\pi \times f_{RHPZ}})(1 + \frac{s}{2\pi \times f_{ESRZ}})}{(1 + \frac{s}{2\pi \times f_p})}$$
(E.q. 7-8)

where,

- D is the switching duty cycle
- R₀ is the output load resistance
- R_{SNS} is the equivalent internal current sense resistor, which is 0.0075 Ω

The f_{RHPZ} is the right half plane zero, given by

$$f_{RHPZ} = \frac{R_0 \times (1-D)^2}{2\pi \times L}$$
 (E.q. 7-9)

where,

• L is the inductance

The fESRZ is the zero introduced by the equivalent series resistance of the output capacitor, given by

$$f_{ESRZ} = \frac{1}{2\pi \times R_{ESR} \times C_{OUT}}$$
(E.q. 7-10)

The fp is the dominant load pole, given by,

$$f_p = \frac{1}{2\pi \times R_O \times C_{OUT}}$$
(E.q. 7-11)

The COMP pin is connected to the output of the internal error amplifier, which is a trans-conductance amplifier. The overall transfer function of the feedback and compensation blocks is given by,

$$G_{C}(s) = \frac{G_{EA} \times R_{EA} \times V_{REF}}{V_{OUT}} \times \frac{(1 + \frac{s}{2\pi \times f_{Z}COMP})}{(1 + \frac{s}{2\pi \times f_{P}COMP})(1 + \frac{s}{2\pi \times f_{P}ROLL})}$$
(E.q. 7-12)

where

- GEA is the transconductance of the amplifier
- REA is the output resistance of the amplifier
- V_{REF} is the reference voltage on the FB pin
- V_{OUT} is the output voltage

The $f_{p_COMP},\,f_{p_ROLL}$ are the poles introduced by the compensation network, given by

$$f_{p_COMP} = \frac{1}{2\pi \times R_{EA} \times C_{COMP}}$$
(E.q. 7-13)

where

- R_{EA} is the equivalent output resistance of the error amplifier
- C_{COMP} is the capacitor in the R-C compensation network

$$f_{p_ROLL} = \frac{1}{2\pi \times R_{COMP} \times C_{ROLL}}$$
(E.q. 7-14)

where

- R_{COMP} is the resistor in the R-C compensation network
- C_{ROLL} is the optional capacitor in parallel with the R-C compensation network

The f_{z_COMP} is the zero introduced by the compensation network, given by,

$$f_{z_COMP} = \frac{1}{2\pi \times R_{COMP} \times C_{COMP}}$$
(E.q. 7-15)

8. Layout

9. Package Dimensions

Orderable Device	Package Type	MPQ	MOQ	Eco Plan	MSL Level	Device Marking
ACM5618	QFN-FC-13	3000	3000	RoHS Compliant	MSL3	ACM5618
	Tape and Reel			Lead-Free Finish		