#### 1.General Description

The WP5801 is a USB Type-C port protection chip that provides 20-V Short-to-VBUS overvoltage and IEC ESD protection.

By integrating low on-resistance power switch and low capacitance TVS, the WP5801 protects USB Type-C ports CC, SBU and D+/D- that undergoing overvoltage and IEC 61000-4-2 system level ESD without interfering with normal operation.


#### 2. Features

- Short to VBUS Overvoltage Protection for CC1, CC2. SBU1 and SBU2
- IEC 61000-4-2 ESD Protection for CC1, CC2, SBU1, SBU2, DP T, DM T, DP B, DM B
- Low on-resistance protection FET for CC1 and CC2 passing 600 mA V<sub>CONN</sub> current
- Fast OVP response for CCX and SBUX
- CC Dead Battery Resistors integrated for handling dead battery use case in mobile devices
- Package: 3-mm × 3-mm WQFN

#### 3. Applications


- Laptop PC
- Tablets
- Smart phones
- Monitors and TVS
- **Docking Stations**

### 4. Typical Application





## 5. Pin Configuration



**TOP VIEW** 

## 6. Pin Description

PIN NUMBER	PIN NAME	I/O	PIN FUNCTIONS
1	C_SBU1	I/O	Connector side of the SBU1 OVP FET. Connect to either SBU pin of the USB Type-C connector.
2	C_SBU2	I/O	Connector side of the SBU2 OVP FET. Connect to either SBU pin of the USB Type-C connector.
3	VBIAS	Power	Pin for ESD support capacitor. Place a 0.1-μF capacitor on this pin to ground.
4	C_CC1	I/O	Connector side of the CC1 OVP FET. Connect to either CC pin of the USB Type-C connector.
5	C_CC2	I/O	Connector side of the CC2 OVP FET. Connect to either CC pin of the USB Type-C connector.
6	RPD_G2	I/O	Short to C_CC2 if dead battery resistors are needed. If dead battery resistors are not needed, short pin to GND.
7	RPD_G1	I/O	Short to C_CC1 if dead battery resistors are needed. If dead battery resistors are not needed, short pin to GND.
8	GND	GND	Ground.
9	FLT	0	Open drain for fault reporting. Under over temperature & over voltage conditions, pull low. Otherwise stay high-Z. Connect to VPWR by external resistor.



PIN NUMBER	PIN NAME	I/O	PIN FUNCTIONS
10	VPWR	Power	2.7V – 5.5V power supply.
11	CC2	I/O	System side of the CC2 OVP FET. Connect to either CC pin of the CC/PD controller.
12	CC1	I/O	System side of the CC1 OVP FET. Connect to either CC pin of the CC/PD controller.
13	GND	GND	Ground.
14	SBU2	I/O	System side of the SBU2 OVP FET. Connect to either SBU pin of the SBU MUX.
15	SBU1	I/O	System side of the SBU1 OVP FET. Connect to either SBU pin of the SBU MUX.
16	D4	I/O	USB2.0 IEC ESD protection. Connect to any of the USB2.0 pins of the USB Type-C connector.
17	D3	I/O	USB2.0 IEC ESD protection. Connect to any of the USB2.0 pins of the USB Type-C connector.
18	GND	GND	Ground.
19	D2	I/O	USB2.0 IEC ESD protection. Connect to any of the USB2.0 pins of the USB Type-C connector.
20	D1	I/O	USB2.0 IEC ESD protection. Connect to any of the USB2.0 pins of the USB Type-C connector.
-	Thermal Pad	GND	Internally connected to GND. Used as a heatsink. Connect to the PCB GND plane.



### 7. Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>[1]</sup>

	PARAMETER	RATING	UNIT
Input Voltage	VPWR	-0.3 to 6	V
input voitage	RPD_G1, RPD_G2	-0.3 to 24	V
Output Voltage	FLT	-0.3 to 6	V
Output Voltage	VBIAS	-0.3 to 24	V
	D1, D2, D3, D4	-0.3 to 6	V
I/O Voltage	/O Voltage CC1, CC2, SBU1, SBU2		V
	C_CC1, C_CC2, C_SBU1, C_SBU2	-0.3 to 24	V
Opera	ating Free Air Temperature	-40 to 85	°C
	Storage Temperature	-65 to 150	°C

**NOTE [1]:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



## 8. ESD Ratings—JEDEC Specification

PARAMETER		VALUE	UNIT
Electrostatic Discharge	Human-Body Model (HBM), Per ANSI/ESDA/JEDEC JS-001 <sup>[2]</sup>	±4000	V

**NOTE [2]:** JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2000 V may actually have higher performance.

## 9. ESD Ratings—IEC Specification

	PARAMETER				
	IEC 61000-4-2, D1, D2, D3,	Contact Discharge	±8000		
	D4	Air-gap Discharge	±15000		
Electrostatic	IEC 61000-4-2, C_SBU1,	Contact Discharge	±6000	V	
Discharge	C_SBU2	Air-gap Discharge	±15000	V	
	IEC 61000-4-2, C_CC1, C_CC2	Contact Discharge	±3500		
		Air-gap Discharge	±15000		



#### 10. Recommended Operating Conditions

(Over operating free-air temperature range, unless otherwise noted)

SYMBOL	ı	PARAMETER	MIN	TYP.	MAX	UNIT
V	Input Voltage	VPWR	2.7	3.3	5.5	V
Vin	Input Voltage	RPD_G1, RPD_G2	0		5.5	V
V <sub>OUT</sub>	FLT Pull-u	Resistor Power Rail	2.7		5.5	V
		D1, D2, D3, D4	-0.3		5.5	V
V <sub>IO</sub>	o I/O Voltage	CC1, CC2, C_CC1, C_CC2	0		5.5	V
		SBU1, SBU2, C_SBU1, C_SBU2	0		4.3	V
Ivconn	V <sub>CONN</sub> Current	Current flowing into			600	mA
Ivconn	V <sub>CONN</sub> Current	Current flowing into  V <sub>CONN</sub> Current CC1/2 and flowing out of  C_CC1/2, T <sub>J</sub> ≤ 105°C			1.25	А
		FLT Pull-up Resistance	1.7		300	kΩ
	External Components <sup>[3]</sup>	VBIAS Capacitance <sup>[4]</sup>		0.1		μF
		VPWR Capacitance	0.3	1		μF

**NOTE [3]:** For recommended values for capacitors and resistors, the typical values assume a component placed on the board near the pin. Minimum and maximum values listed are inclusive of manufacturing tolerances, voltage derating, board capacitance, and temperature variation. The effective value presented must be within the minimum and maximums listed in the table.

**NOTE [4]:** The VBIAS pin requires a minimum 35-V<sub>DC</sub> rated capacitor. A 50-V<sub>DC</sub> rated capacitor is recommended to reduce capacitance derating. See the VBIAS Capacitor Selection section for more information on selecting the VBIAS capacitor.



#### 11. Electrical Characteristics

(Over operating free-air temperature range, unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP.	MAX	UNIT
CC OVP Swi	itches		•	'	'	'
R <sub>ON</sub>	On resistance of CC OVP FETs, T <sub>J</sub> ≤ 85 °C	CCX = 5.5 V		300	600	mΩ
R <sub>ONFLAT</sub>	On resistance flatness	Sweep CCX voltage between 0V and1.2V			5	mΩ
Сол_сс	Equivalent on capacitance	Capacitance from C_CCX or CCX to GND.  Vc_ccx/vccx = 0 V to 1.2 V,  f = 400 kHz	30	74	90	pF
$R_{D\_DB}$	Dead battery pull- down resistance (only present when device is unpowered). Effective resistance of RD and FET in series	V <sub>C_CCX</sub> = 2.6 V	4.1	5.1	6.1	ΚΩ
$V_{TH\_DB}$	Threshold voltage of the pulldown FET in series with RD during dead battery	I <sub>CC</sub> = 80 μA	0.5	0.9	1.2	V
Vovpcc	OVP threshold on CC pins	Place 5.5 V on C_CC <sub>x</sub> .  Step up C_CC <sub>x</sub> until the FLT  pin is asserted	5.75	6	6.2	V
Vovpcc_hys	Hysteresis on CC OVP	Place 6.5 V on C_CC <sub>X</sub> . Step down the voltage on C_CC <sub>X</sub> until the FLT pin is deasserted. Measure difference between rising and falling OVP threshold for CC		50		mV
BW <sub>ON</sub>	On bandwidth single ended (–3 dB)	Measure the –3-dB bandwidth from C_CC <sub>X</sub> to CCX. Single ended measurement, 50Ω system V <sub>CM</sub> = 0.1 V to 1.2 V		100		MHz
V <sub>STBUS</sub> _	Short-to-VBUS tolerance on the CC pins	Hot-Plug C_CC <sub>X</sub> with a 1meter USB Type C Cable, place a $30-\Omega$ load on CC <sub>X</sub>			24	V



SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP.	MAX	UNIT
Vstbus_ cc_clamp	Short-to-VBUS system-side clamping voltage on the CC pins (CCX)	Hot-Plug C_CCX with a 1- meter USB Type C Cable. Hot-Plug voltage C_CCX = 24 V. VPWR = 3.3 V. Place a 30Ω load on CCX		6		V
SBU OVP S	Switches					
R <sub>ON</sub>	On resistance of SBU OVP FETs	SBUX = $3.6 \text{ V}$ , - $40^{\circ}\text{C} \le \text{T}_{\text{J}} \le +85^{\circ}\text{C}$		3.5	6.5	Ω
Ronflat	On resistance flatness	Sweep SBUX voltage between 0 V and 3.6 V. –40°C ≤ T <sub>J</sub> ≤ +85°C		1	1.5	Ω
C <sub>ON_SBU</sub>	Equivalent on capacitance	Capacitance from SBUX or C_SBUX to GND. Measure at $V_{C_SBUX}/V_{SBUX} = 0.3 \text{ V}$ to 3.6 V		9		pF
Vovpsbu	OVP threshold on SBU pins	Place 3.6 V on C_SBUX.  Step up C_SBUX until the  FLT pin is asserted	4.3	4.5	4.75	V
Vovpsbu _hys	Hysteresis on SBU OVP	Place 5 V on C_CCX. Step down the voltage on C_CCX until the FLT pin is deasserted. Measure difference between rising and falling OVP threshold for C_SBUX		60		mV
BW <sub>ON</sub>	On bandwidth single ended (–3 dB)	Measure the –3-dB bandwidth from C_SBUX to SBUX. Single ended measurement, 50-Ω system. V <sub>CM</sub> = 0.1 V to 3.6 V		1000		MHz
Xtalk	Crosstalk	Measure crosstalk at f = 1 MHz from SBU1 to C_SBU2 or SBU2 to C_SBU1. $V_{CM1}$ = 3.6 V, $V_{CM2}$ =0.3V. Be sure to terminate open sides to 50 $\Omega$		-80		dB
Vstbus_sbu	Short-to-VBUS tolerance on the SBU pins	Hot-Plug C_SBUX with a 1- meter USB Type C Cable. Put a 40Ω resistor to GND on SBUX			24	V



SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP.	MAX	UNIT
Vstbus_sbu_c LAMP	Short-to-VBUS system-side clamping voltage on the SBU pins (SBUX)	Hot-Plug C_SBUX with a 1- meter USB Type C Cable. Hot-Plug voltage $V_{C\_SBUX}$ = 24 V. $V_{PWR}$ = 3.3 V. Put a 40Ω resistor to GND on SBUX		4.5		V
Power Sup	ply and Leakage Cui	rrents				
V <sub>PWR_UVLO</sub>	VPWR under voltage lockout	Place 1 V on VPWR and raise voltage until SBU or CC FETs turn on	2.1	2.3	2.5	V
V <sub>PWR_UVLO</sub> _HYS	VPWR UVLO hysteresis	Place 3 V on VPWR and lower voltage until SBU or CC FETs turnoff; measure difference between rising and falling UVLO to calculate hysteresis		100		mV
$I_{VPWR}$	VPWR supply current	V <sub>PWR</sub> = 3.3 V (Typical), –40°C ≤ T <sub>J</sub> ≤ +85°C.		70	120	μΑ
Icc_leak	Leakage current for CC pins when device is powered	V <sub>PWR</sub> = 3.3 V, V <sub>C_CCX</sub> = 3.6 V, CCX pins are floating, measure leakage into C_CCX pins. Result must be same if CCX side is biased and C_CCX is left floating.			5	μΑ
Isbu_leak	Leakage current for SBU pins when device is powered	V <sub>PWR</sub> = 3.3 V, V <sub>C_SBUX</sub> = 3.6V, SBUX pins are floating, measure leakage into C_SBUX pins. Result must be same if SBUX side is biased and C_SBUX is left floating40°C ≤ T <sub>J</sub> ≤ 85°C.			3	μΑ
I <sub>C_CC_LEAK</sub>	Leakage current for CC pins when device is in OVP	V <sub>PWR</sub> = 0 V or 3.3 V, V <sub>C_CCX</sub> = 24V, CCX pins are set to 0 V,  Measure leakage into  C_CCX pins			200	μА



SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP.	MAX	UNIT
I <sub>C_SBU_LEAK_O</sub> VP	Leakage current for SBU pins when device is in OVP	V <sub>PWR</sub> = 0 V or 3.3 V, V <sub>C_SBUX</sub> = 24 V, SBUX pins are set to 0 V, measure leakage into C_SBUX pins			200	μА
I <sub>CC_LEAK</sub>	Leakage current for CC pins when device is in OVP	V <sub>PWR</sub> = 0 V or 3.3 V, V <sub>C_CCX</sub> = 24 V, CCX pins are set to 0 V, measure leakage out of CCX pins			30	μА
Isbu_leak _ovp	Leakage current for SBU pins when device is in OVP	V <sub>PWR</sub> = 0 V or 3.3 V, V <sub>C_SBUX</sub> = 24 V, SBUX pins are set to 0 V, measure leakage out of SBUX pins	<b>–</b> 1		1	μΑ
I <sub>DX_LEAK</sub>	Leakage current for Dx pins	V <sub>DX</sub> = 3.6 V, measure leakage into Dx pins			1	μA
FLT Pin						
$V_{OL}$	Low-level output voltage	$I_{OL}$ = 3 mA.  Measure the voltage at the  FLT pin			0.4	V
Over Temp	erature Protection					
T <sub>SD_RISING</sub>		perature protection shutdown hreshold		170		°C
T <sub>SD_FALLING</sub>	,	perature protection shutdown hreshold		135		°C
T <sub>SD_HYST</sub>		protection shutdown threshold ysteresis		35		°C
Dx ESD Pro	otection					
V <sub>RWM_POS</sub>	Reverse stand-off voltage from Dx to GND	Dx to GND. IDX ≤1 μA			5.5	V
$V_{RWM\_NEG}$	Reverse stand-off voltage from GND to Dx	GND to Dx			0	V
$V_{BR\_POS}$	Break-down voltage from Dx to GND	Dx to GND. IBR = 1 mA	7			V
$V_{BR\_NEG}$	Break-down voltage from GND to Dx	GND to Dx. IBR = 8 mA	0.6			V




SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP.	MAX	UNIT
C <sub>IO</sub>	Capacitance Dx to GND or GND to Dx	f = 1 MHz, VIO = 2.5 V		2.5		pF
ΔCιο	Differential capacitance between two Dx pins	f = 1 MHz, VIO = 2.5 V		1		pF
R <sub>DYN</sub>	Dynamic on- resistance Dx IEC clamps	Dx to GND or GND to Dx		0.4		Ω
Power-On a	and Off Timings					
ton	Time from crossing risi	ing VPWR UVLO until CC and			3.5	ms
d <sub>VPWR_OFF/dt</sub>	Minimum slew rate allo FETs turnoff during a pe	wed to guarantee CC and SBU ower off	-0.5			V/µs
Over Voltaç	ge Protection					
tovp_respons e_cc	OVP response time or asserted until OVP FE	the CC pins. Time from OVP		80		ns
t <sub>OVP_RESPONS</sub>	OVP response time on asserted until OVP FET	the SBU pins. Time from OVP		130		ns
tovp_recover	OVP recovery time on the CC pins. Once an OVP has occurred, the minimum time duration until the CC FETs turn back on. OVP must be removed for CC FETs to turn back on			33	39	ms
tovp_recover Y_SBU_1	occurred, the minimum	he SBU pins. Once an OVP has n time duration until the SBU VP must be removed for SBU	21	32	39	ms
tovp_recover Y_CC_2	OVP recovery time on the CC pins. Time from OVP removal until CC FET turns back on, if device has been in OVP > 40 ms			0.1		ms
tovp_recover Y_SBU_2	OVP recovery time on removal until SBU FE been in OVP > 40 ms		0.1		ms	
t <sub>OVP_FLT_ASSE</sub>	Time from OVP asserte	ed to FLT assertion		12		μs
tovp_flt_deas	Time from CC FET t Deassertion	urn on after an OVP to $\overline{\text{FLT}}$		5		ms




## 12. Typical Performance Characteristics



























#### 13. Function Description

#### 13.1 Overview

The WP5801 is a USB Type-C port protection chip that integrates four channels of 20-V Short-to-VBUS overvoltage protection for the CC1, CC2, SBU1, and SBU2 pins and eight channels of IEC61000-4-2 ESD protection for the CC1, CC2, SBU1, SBU2, DP\_T (Top side D+), DM\_T (Top Side D-), DP\_B (Bottom Side D+) and DM\_B (Bottom Side D-) pins of the USB Type-C connector.

#### 13.2 Block Diagram



#### 13.3 Feature Description

# 13.3.1 4-Channels of Short-to-VBUS Overvoltage Protection (CC1, CC2, SBU1, SBU2 Pins): 24-V<sub>DC</sub> Tolerant

The WP5801 provides 4-channels of Short-to-VBUS Overvoltage Protection for the CC1, CC2, SBU1, and SBU2 pins of the USB Type-C connector. The WP5801 is able to handle 24-VDC on its C\_CC1, C\_CC2,C\_SBU1, and C\_SBU2 pins. This is necessary because according to the USB PD specification, with VBUS set for 20-V operation, the VBUS voltage is allowed to legally swing up to 21 V, and 21.5 V on voltage transitions from a different USB PD VBUS voltage.



## 13.3.2 8-Channels of IEC 61000-4-2 ESD Protection (CC1, CC2, SBU1, SBU2, DP\_T, DM\_T, DP\_B, DM\_B Pins)

The WP5801 integrates 8-Channels of IEC 61000-4-2 system level ESD protection for the CC1, CC2, SBU1, SBU2, DP\_T (Top side D+), DM\_T (Top Side D-), DP\_B (Bottom Side D+), and DM\_B (Bottom Side D-) pins. USB Type-C ports on end-products need system level IEC ESD protection in order to provide adequate protection for the ESD events that the connector can be exposed to from end users.

#### 13.3.3 Thermal Shutdown

Thermal shutdown protects the part from internally or externally generated excessive temperatures. During an over temperature condition the switch is turned off. The switch automatically turns on again if the temperature of the die drops below the threshold temperature.


#### 13.3.4 Dead-battery Mode

The WP5801 integrates high voltage dead battery RD pull-down resistors to allow dead battery charging simultaneously with high-voltage OVP protection. If dead battery support is required, short the RPD\_G1 pin to the C\_CC1 pin, and short the RPD\_G2 pin to the C\_CC2 pin. This connects the dead battery resistors to the connector CC pins.

#### 14. Layout

For best performance, place the bypass capacitors as close as possible to the VPWR pin, and ESD protection capacitor as close as possible to the VBIAS pin. The USB2.0 and SBU lines must be routed as straight as possible and any sharp bends must be minimized.

#### 14.1 Layout Example





#### 15. Evaluation Modules

Evaluation Modules (EVMs) are available to help evaluate initial circuit performance. We have evaluation modules for different packages, you can contact us by phone or address at the end to get the evaluation module or schematic.

The module names are listed in the table below.

NAME	PACKAGE	EVALUATION MODULE
WP5801	QFN20 3*3	TYPEC EVM V1.0 QFN3030-20 WP5801

#### 16. Naming Conventions

#### WP AB CC-DDD E

WP: WAYON Protection IC;

A: Product Category –5: Type C Protection;

**B:** Number of Protection Channels –8: 8 Channels;

**CC:** Serial Number;


DDD: Package - Q3G: WQFN3\*3-20L;

E: R-Reel & T-tube;



## 17. Package Information

#### QFN20 3\*3



SYMBOL	DIMENSIONS IN MILLIMETERS			
	MIN	NOM	MAX	
Α	0.7	0.75	0.8	
<b>A</b> 1	-	0.02	0.05	
b	0.15	0.20	0.25	
С	0.18	0.20	0.25	
D	2.90	3.00	3.10	
D2	1.55	1.65	1.75	
е	0.40BSC			
Ne	1.60 BSC			
ND	1.60 BSC			
E	2.90	3.00	3.10	
E2	1.55	1.65	1.75	
L	0.35	0.40	0.45	
h	0.20	0.25	0.30	
L/F MIL	75*75			



## 18. Ordering Information

PART NUMBER	PACKAGE	PACKING QUANTITY	MARKING*
WP5801-Q3GR	QFN3*3-20L	3k/Reel	WP5801 XXXX

<sup>\*</sup> XXXX is variable.



#### **STATEMENTS**

WAY-ON provides data sheets based on the actual performance of the device, and users should verify actual device performance in their specific applications. The device characteristics and parameters in this data sheet can and do vary from application to application, and actual device performance may change over time. This information is intended for developers designing with WAY-ON products. Users are responsible for selecting the appropriate WAY-ON product for their application and for designing and verifying the application to ensure that your application meets the appropriate standards or other requirements, and users are responsible for all consequences. Specifications are subject to change without notice.

#### **Contact Information**

No.1001, Shiwan(7) Road, Pudong District, Shanghai, P.R.China.201202 Tel: 86-21-68960674 Fax: 86-21-50757680 Email: market@way-on.com

WAYON website: http://www.way-on.com

For additional information, please contact your local Sales Representative.

**WRYAN**® is registered trademark of Wayon Corporation.

Specifications are subject to change without notice.

The device characteristics and parameters in this data sheet can and do vary in different applications and actual device performance may vary over time.

Users should verify actual device performance in their specific applications.